Algorithm-Hardware Co-Design for Machine Learning

2020-10-13
  • 1,904

Biography

Jongse Park is an assistant professor in the School of Computing at KAIST. Before joining KAIST, he was a DNN acceleration solution architect in Bigstream Solutions Inc. where he led the commercialization of his PhD research, which aims to develop the full-stack solution to accelerate Machine Learning. Jongse earned his PhD in the School of Computer Science, College of Computing at Georgia Institute of Technology. He has a master’s degree in Computer Science from KAIST. Jongse is interested in developing algorithm-hardware co-designed solutions for the acceleration of pervasive and personalized artificial intelligence.

 

Abstract

As the computational demand of emerging applications (e.g., deep learning) rapidly increases, the benefits of conventional general-purpose solutions are diminishing. Acceleration has been a promising alternative solution that delivers orders-of-magnitude higher performance and energy efficiency gains compared to the general-purpose counterparts. However, achieving both performance and programmability at the same time is still the greatest challenge to facilitate the use of such acceleration solutions. I will talk about two works that address this challenge by developing hardware-software co-designed full stack solutions. I will first talk about Bit Fusion, a novel DNN acceleration solution, which leverages the inherent algorithmic properties of DNNs and provides a bit-flexible accelerator that dynamically fuse the on-chip computing units to match the bit width of individual DNN layers. I will then talk about INCEPTIONN, a hardware-algorithm co-designed in-network acceleration solution for distributed DNN training system, which significantly reduces the inter-node communication overhead and in turn substantially improves the end-to-end DNN training performance.

 

ZOOM : https://zoom.us/j/8978217407?pwd=d1pOZmF1OWlseEdZRVBpV3VuSkl3dz09

ID : 897 821 7407

PW : 1nTQDY

LIST