Information Leaks in Classical and Quantum Computers

2022-05-23
  • 1,458

▣ 제목(Title) :  Information Leaks in Classical and Quantum Computers

▣ 연사(Speaker) : Prof. Jakub Szefer(Yale University)

▣ 초청(Host) : Prof. Gwangsun Kim

▣ 일시(Date &Time) : 2022.6.10(Fri), 1:30 pm ~

▣ 장소 (Venue) : Science Building Ⅱ Room 102 (제2공학관 102호)

▣ 언어(Language) : 영어 (Enlglish)

▣ Zoom URL  : https://postech-ac-kr.zoom.us/j/97754060329?pwd=TUlkdjlqVGV6U1BiZzl4aEZVL2Y3Zz09

Zoom ID : 977 5406 0329  Passcode : 251664

——————————————————————————————————-

Abstract:

Information leaks pose a threat to computer security as they may be abused to leak sensitive information from different programs and users sharing a computer. Information leaks at the architecture and the hardware levels occur due to the operation and physical behavior of the computer hardware; behavior which often may be invisible at the software level. While the behavior is invisible in many cases, it results in changes, such as timing, that can be measured and used to leak information in classical computers. While information leaks have been well studied in classical computers, our recent work shows they also occur in quantum computers. This talk will then aim to provide introduction to certain architecture and hardware based information leaks in both classical and quantum computers. Considering classical computers, the talk will focus on cache and translation look-aside buffer based information leaks which occur due to the share caches and translation look-aside buffers. Especially, timing of memory operations in classical computers is affected by whether and where the data is located in the caches. Measuring of memory access timing can be abused by malicious attackers to infer information about other users or programs sharing the caches, for example. Considering quantum computers, the talk will focus on recently discovered information leaks through reset gates in IBM superconducting qubit machines. Especially, reset gates used to reset the state of qubits are observed not to behave ideally, allowing for some information to be leaked across the resets. One of the goals of the presentation is to make researchers, and every day users, to become aware of the different architecture and hardware level security threats and to think about how to design today’s and tomorrow’s computer systems to be resilient to such security threats.

Longer Bio: 

Prof. Jakub Szefer’s research focuses on computer architecture and hardware security. His research encompasses secure processor architectures, cloud security, FPGA attacks and defenses, hardware FPGA implementation of cryptographic algorithms, and most recently quantum computer cybersecurity. His research is supported through National Science Foundation and industry grants and donations. He is currently an Associate Professor of Electrical Engineering at Yale University, where he leads the Computer Architecture and Security Laboratory (CASLAB). Prior to joining Yale, he received Ph.D. and M.A. degrees in Electrical Engineering from Princeton University, and B.S. degree with highest honors in Electrical and Computer Engineering from University of Illinois at Urbana-Champaign. He has received the NSF CAREER award in 2017. Jakub is the author of first book focusing on processor architecture security: “Principles of Secure Processor Architecture Design”, published in 2018. Recently, he has been promoted to the IEEE Senior Member rank in 2019 and is a recipient of the 2021 Ackerman Award for Teaching and Mentoring.

LIST